Szukana fraza: [Abstrakt = "The paper presents the architecture design and hardware implementation of a custom image processing module dedicated for detection of high voltage lines in real time. It has been implemented in the form of a pipelined hardware procedure using edge detection and reduction algorithm. The design was tested in the Intel Cyclone V FPGA environment. Time and hardware complexity of the synthesized structure in FPGA were analyzed. The maximum image processing speed was also estimated using the proposed implementation."]

Wyników: 0